aschnell

aschnell

Port some classic game to Linux

a project by MDoucha

Let's pick some old classic game, reverse engineer the data formats and game rules and write an open source engine for it from scratch. Some games from 1990s are simple enough that we could have a playable prototype by the end of the week.

Updated 3 months ago. 47 hacker ♥️. 22 followers.

Smart lighting with Pico 2

a project by jmodak

Description

I am trying to create a smart-lighting project with a Raspberry Pi Pico that reacts to a movie's visuals and audio that involves combining two distinct functions:

Updated 5 days ago. No love. 1 follower.

Update M2Crypto

a project by mcepl

There are couple of projects I work on, which need my attention and putting them to shape:

Updated 20 days ago. 4 hacker ♥️. 3 followers.

Bring to Cockpit + System Roles capabilities from YAST

a project by miguelpc

Bring to Cockpit + System Roles features from YAST

Updated about 22 hours ago. 9 hacker ♥️. 4 followers.

Enhance git-sha-verify: A tool to checkout validated git hashes

a project by gpathak

Description

Updated 20 days ago. 4 hacker ♥️. 2 followers.

Improve/rework household chore tracker `chorazon`

a project by gniebler

Description

Updated 20 days ago. No love. 2 followers.

Improvements to osc (especially with regards to the Git workflow)

an idea by mcepl

Description

There is plenty of hacking on osc, where we could spent some fun time. I would like to see a solution for https://github.com/openSUSE/osc/issues/2006 (which is sufficiently non-serious, that it could be part of HackWeek project).

Updated 5 days ago. 1 hackers ♥️. 1 follower. Has no hacker: grab it!

Song Search with CLAP

a project by gcolangiuli

Description

Contrastive Language-Audio Pretraining (CLAP) is an open-source library that enables the training of a neural network on both Audio and Text descriptions, making it possible to search for Audio using a Text input. Several pre-trained models for song search are already available on huggingface

Updated 4 days ago. 3 hacker ♥️. 4 followers.

HTTP API for nftables

an idea by crameleon

Background

Updated 3 days ago. No love. 1 follower. Has no hacker: grab it!
14
13
13
23

Looking for projects around:

c++ python

Activity

  • about 1 year ago: aschnell liked Understand and maybe implement optimal solution finder for Rubik's Cube using IDA* algorithm
  • about 1 year ago: aschnell added keyword "ida*" to Understand and maybe implement optimal solution finder for Rubik's Cube using IDA* algorithm
  • about 1 year ago: aschnell added keyword "puzzle" to Understand and maybe implement optimal solution finder for Rubik's Cube using IDA* algorithm
  • about 1 year ago: aschnell added keyword "rubik" to Understand and maybe implement optimal solution finder for Rubik's Cube using IDA* algorithm
  • about 1 year ago: aschnell started Understand and maybe implement optimal solution finder for Rubik's Cube using IDA* algorithm
  • about 1 year ago: aschnell originated Understand and maybe implement optimal solution finder for Rubik's Cube using IDA* algorithm
  • about 2 years ago: aschnell started AVR UART and Bootloader
  • about 2 years ago: aschnell liked AVR UART and Bootloader
  • about 2 years ago: aschnell originated AVR UART and Bootloader
  • almost 3 years ago: aschnell started Create RISC-V Core using VHDL suitable for TinyFPGA BX
  • almost 3 years ago: aschnell liked Create RISC-V Core using VHDL suitable for TinyFPGA BX
  • almost 3 years ago: aschnell originated Create RISC-V Core using VHDL suitable for TinyFPGA BX
  • almost 3 years ago: aschnell liked Humidity sensors with dashboard
  • over 4 years ago: aschnell added keyword "software-definded-hardware" to Program FPGA using Verilog and VHDL
  • over 4 years ago: aschnell removed keyword software-definedhardware from Program FPGA using Verilog and VHDL
  • over 4 years ago: aschnell added keyword "software-definedhardware" to Program FPGA using Verilog and VHDL
  • over 4 years ago: aschnell added keyword "fpga" to Program FPGA using Verilog and VHDL
  • over 4 years ago: aschnell added keyword "verilog" to Program FPGA using Verilog and VHDL
  • over 4 years ago: aschnell added keyword "vhdl" to Program FPGA using Verilog and VHDL
  • almost 5 years ago: aschnell started Program FPGA using Verilog and VHDL
  • almost 5 years ago: aschnell liked Program FPGA using Verilog and VHDL
  • almost 5 years ago: aschnell originated Program FPGA using Verilog and VHDL
  • over 6 years ago: aschnell started Custom Style for Devicegraph Output of libstorage-ng
  • over 6 years ago: aschnell liked Custom Style for Devicegraph Output of libstorage-ng
  • over 6 years ago: aschnell originated Custom Style for Devicegraph Output of libstorage-ng
  • All Activity