aschnell

aschnell

Port some classic game to Linux

a project by MDoucha

Let's pick some old classic game, reverse engineer the data formats and game rules and write an open source engine for it from scratch. Some games from 1990s are simple enough that we could have a playable prototype by the end of the week.

Updated about 1 month ago. 42 hacker ♥️. 21 followers.
14
13
13
23

Looking for projects around:

c++ python

Activity

  • 11 months ago: aschnell liked Understand and maybe implement optimal solution finder for Rubik's Cube using IDA* algorithm
  • 11 months ago: aschnell added keyword "ida*" to Understand and maybe implement optimal solution finder for Rubik's Cube using IDA* algorithm
  • 11 months ago: aschnell added keyword "puzzle" to Understand and maybe implement optimal solution finder for Rubik's Cube using IDA* algorithm
  • 11 months ago: aschnell added keyword "rubik" to Understand and maybe implement optimal solution finder for Rubik's Cube using IDA* algorithm
  • 11 months ago: aschnell started Understand and maybe implement optimal solution finder for Rubik's Cube using IDA* algorithm
  • 11 months ago: aschnell originated Understand and maybe implement optimal solution finder for Rubik's Cube using IDA* algorithm
  • almost 2 years ago: aschnell started AVR UART and Bootloader
  • almost 2 years ago: aschnell liked AVR UART and Bootloader
  • almost 2 years ago: aschnell originated AVR UART and Bootloader
  • almost 3 years ago: aschnell started Create RISC-V Core using VHDL suitable for TinyFPGA BX
  • almost 3 years ago: aschnell liked Create RISC-V Core using VHDL suitable for TinyFPGA BX
  • almost 3 years ago: aschnell originated Create RISC-V Core using VHDL suitable for TinyFPGA BX
  • almost 3 years ago: aschnell liked Humidity sensors with dashboard
  • over 4 years ago: aschnell added keyword "software-definded-hardware" to Program FPGA using Verilog and VHDL
  • over 4 years ago: aschnell removed keyword software-definedhardware from Program FPGA using Verilog and VHDL
  • over 4 years ago: aschnell added keyword "software-definedhardware" to Program FPGA using Verilog and VHDL
  • over 4 years ago: aschnell added keyword "fpga" to Program FPGA using Verilog and VHDL
  • over 4 years ago: aschnell added keyword "verilog" to Program FPGA using Verilog and VHDL
  • over 4 years ago: aschnell added keyword "vhdl" to Program FPGA using Verilog and VHDL
  • over 4 years ago: aschnell started Program FPGA using Verilog and VHDL
  • over 4 years ago: aschnell liked Program FPGA using Verilog and VHDL
  • over 4 years ago: aschnell originated Program FPGA using Verilog and VHDL
  • over 6 years ago: aschnell started Custom Style for Devicegraph Output of libstorage-ng
  • over 6 years ago: aschnell liked Custom Style for Devicegraph Output of libstorage-ng
  • over 6 years ago: aschnell originated Custom Style for Devicegraph Output of libstorage-ng
  • All Activity