
aschnell
Create RISC-V Core using VHDL suitable for TinyFPGA BX
an invention by aschnell
Create a single-cycle 32-bit RISC-V Core in VHDL as a pure learning project. Why RISC-V? It is clean and small (the base has only about 40
12
11
9
21
Activity