aschnell

aschnell

Understand and maybe implement optimal solution finder for Rubik's Cube using IDA* algorithm

an invention by aschnell

The Rubik's Cube celebrates its 50th anniversary this year. The goal of this hackweek project is to understand the IDA* (the star is part

aschnell
Updated 3 months ago. 2 hacker ♥️. 1 follower.
14
13
13
23

Looking for projects around:

c++ python

Activity

  • 3 months ago: aschnell liked Understand and maybe implement optimal solution finder for Rubik's Cube using IDA* algorithm
  • 3 months ago: aschnell added keyword "ida*" to Understand and maybe implement optimal solution finder for Rubik's Cube using IDA* algorithm
  • 3 months ago: aschnell added keyword "puzzle" to Understand and maybe implement optimal solution finder for Rubik's Cube using IDA* algorithm
  • 3 months ago: aschnell added keyword "rubik" to Understand and maybe implement optimal solution finder for Rubik's Cube using IDA* algorithm
  • 3 months ago: aschnell started Understand and maybe implement optimal solution finder for Rubik's Cube using IDA* algorithm
  • 3 months ago: aschnell originated Understand and maybe implement optimal solution finder for Rubik's Cube using IDA* algorithm
  • over 1 year ago: aschnell started AVR UART and Bootloader
  • over 1 year ago: aschnell liked AVR UART and Bootloader
  • over 1 year ago: aschnell originated AVR UART and Bootloader
  • about 2 years ago: aschnell started Create RISC-V Core using VHDL suitable for TinyFPGA BX
  • about 2 years ago: aschnell liked Create RISC-V Core using VHDL suitable for TinyFPGA BX
  • about 2 years ago: aschnell originated Create RISC-V Core using VHDL suitable for TinyFPGA BX
  • about 2 years ago: aschnell liked Humidity sensors with dashboard
  • almost 4 years ago: aschnell added keyword "software-definded-hardware" to Program FPGA using Verilog and VHDL
  • almost 4 years ago: aschnell removed keyword software-definedhardware from Program FPGA using Verilog and VHDL
  • almost 4 years ago: aschnell added keyword "software-definedhardware" to Program FPGA using Verilog and VHDL
  • almost 4 years ago: aschnell added keyword "fpga" to Program FPGA using Verilog and VHDL
  • almost 4 years ago: aschnell added keyword "verilog" to Program FPGA using Verilog and VHDL
  • almost 4 years ago: aschnell added keyword "vhdl" to Program FPGA using Verilog and VHDL
  • almost 4 years ago: aschnell started Program FPGA using Verilog and VHDL
  • almost 4 years ago: aschnell liked Program FPGA using Verilog and VHDL
  • almost 4 years ago: aschnell originated Program FPGA using Verilog and VHDL
  • over 5 years ago: aschnell started Custom Style for Devicegraph Output of libstorage-ng
  • over 5 years ago: aschnell liked Custom Style for Devicegraph Output of libstorage-ng
  • over 5 years ago: aschnell originated Custom Style for Devicegraph Output of libstorage-ng

    • All Activity