Updated
about 3 years
ago.
6 hacker ♥️.
6 followers.
RISC-V is an open ISA (Instruction Set Architecture) based on RISC architecture. It's originated from UC Berkeley and it's attracting more attention in recent years because of its full open architecture so every developer has opportunities to get involved in application processor design or apply it into different applications, such as IoT, Robotics, ... etc.
Any topic about RISC-V is welcome, here are some topics you might be interested in:
- Software/Firmware Stack on RISC-V such as operating systems, bootloaders, compilers, tool-chain, etc.
- Virtualization: QEMU, Spike, Hypervisor, .. etc.
- Technical document study [e.g, User-Level ISA and Privileged ISA]
- Available applications based on RISC-V.
- Development status and market opportunities in the future.
References:
Looking for hackers with the skills:
Nothing? Add some keywords!
This project is part of:
Hack Week 18
Activity
Comments
-
over 5 years ago by clin | Reply
Hi Andreas,
Thank you for the reminder and I have experienced two issues for your cross-toolchain so far:
- Compiling U-Boot by riscv64-elf-gcc9: Pass
- Compiling kernel by riscv64-efi-gcc9: Fail
- Compiling U-Boot by riscv64-suse-linux-gcc9: Fail
- Compiling kernel by riscv64-suse-linux-gcc9: Pass
I will report it on Bugzilla.
Similar Projects
This project is one of its kind!